Email: victor@unizar.es

Address: Campus Río Ebro, University of Zaragoza
C/María de Luna 1, Ada Byron Building,
50018, Zaragoza, Spain

ABOUT ME

PUBLICATIONS
162 registros « 2 de 33 »

2022

Book Sections

Escuin, Carlos; Khan, Asif Ali; Ibañez, Pablo; Monreal, Teresa; Viñals, Victor; Castrillon, Jeronimo

Hycsim: A rapid design space exploration tool for emerging hybrid last-level caches Book Section

En: System Engineering for constrained embedded systems, pp. 53–58, 2022.

BibTeX

Proceedings Articles

Gracia, Darío Suárez; Valero, Alejandro; Tejero, Rubén Gran; Villarroya-Gaudó, María; Viñals, Víctor

peRISCVcope: A Tiny Teaching-Oriented RISC-V Interpreter Proceedings Article

En: Proceedings of the 37th Conference on Design of Circuits and Integrated Circuits (DCIS 2022), pp. 1-6, 2022, ISBN: 978-1-6654-5950-1.

Resumen | Enlaces | BibTeX

Escuin, Carlos; Khan, Asif Ali; Ibáñez, Pablo; Monreal, Teresa; Viñals, Víctor; Castrillón, Jerónimo

HyCSim: A rapid design space exploration tool for emerging hybrid last-level caches Proceedings Article

En: DroneSE and RAPIDO ’22: System Engineering for constrained embedded systems, Budapest Hungary, January 17 – 19, 2022, pp. 53–58, ACM, 2022.

Enlaces | BibTeX

Navarro-Torres, Agustín; Panda, Biswabandan; Alastruey-Benedé, Jesús; Ibáñez, Pablo; Yúfera, Víctor Viñals; Ros, Alberto

Berti: an Accurate Local-Delta Data Prefetcher Proceedings Article

En: 55th IEEE/ACM International Symposium on Microarchitecture, MICRO 2022, Chicago, IL, USA, October 1-5, 2022, pp. 975–991, IEEE, 2022.

Enlaces | BibTeX

2021

Artículos de revista

Díaz, Javier; Ibáñez, Pablo; Monreal, Teresa; Viñals, Víctor; Llabería, José M

Near-optimal replacement policies for shared caches in multicore processors Artículo de revista

En: The Journal of Supercomputing, pp. 1–30, 2021.

BibTeX

162 registros « 2 de 33 »