Skip to content
GAZ
  • Home
  • Research lines
    • ON-CHIP NETWORKS AND MEMORY HIERARCHY
    • MEMORY HIERARCHIES FOR REAL-TIME SYSTEMS
    • TASK SCHEDULING AND LOAD BALANCING
    • DESIGN AND OPTIMIZATION OF PERFORMANCE AND ENERGY EFFICIENCY OF APPLICATIONS
  • Projects
  • Team
  • Publications
  • Repositories
    • FPGA for GBDT
    • POLYGAZ
    • MATRIX TRANSPOSITION
    • BVSFM
    • SPARSE ACCELERATOR
    • TERTIMUSS
  • News
  • es_ES

Líneas de investigación

DESIGN AND OPTIMIZATION OF PERFORMANCE AND ENERGY EFFICIENCY OF APPLICATIONS

23 January 2023 by i3a
sun_sparcstation_330_motherboard
Categories Líneas de investigación

TASK SCHEDULING AND LOAD BALANCING

23 January 2023 by i3a
convex_220_CPU
Categories Líneas de investigación

MEMORY HIERARCHIES FOR REAL-TIME SYSTEMS

23 January 2023 by i3a
magnetic_core_memory_8k_12bit
Categories Líneas de investigación

ON-CHIP NETWORKS AND MEMORY HIERARCHY

23 January 202330 March 2022 by i3a
magnetic_core_memory_1kbit_128bytes
Categories Líneas de investigación

Address

Campus Río Ebro
Ada Byron Building
C/ María de Luna 1, 50018 Zaragoza, Spain

Contact

Email: imarin@unizar.es

Email: victor@unizar.es

Links

  • Google Scholar
  • Legal notes
  • I3A
  • Universidad de Zaragoza
© 2023 GAZ - I3A Research Group