Senior Lecturer


Address: Campus Río Ebro, University of Zaragoza
C/María de Luna 1, Ada Byron Building,
50018, Zaragoza, Spain


Rubén Gran Tejero graduated in Computer Science from the University of Zaragoza, Spain. He received his Ph.D. from the Polytechnic University of Catalonia (UPC), Spain, in 2010. Since 2010, he has been an Associate Professor at the Department of Computer Science and Systems Engineering, University of Zaragoza. His research interests include hard real-time systems, hardware for reducing worst-case execution time and energy consumption, efficient processor microarchitecture, and effective programming for parallel and heterogeneous systems. Dr. Gran Tejero is member of the Aragon Institute of Engineering Research (I3A) and the Spanish Society of Computer Architecture (SARTECO).

44 entries « 1 of 9 »


Journal Articles

Segarra, Juan; Tejero, Ruben Gran; Viñals, Víctor

A generic framework to integrate data caches in the WCET analysis of real-time systems Journal Article

In: J. Syst. Archit., vol. 120, pp. 102304, 2021.

Links | BibTeX

Valero, Alejandro; Tejero, Ruben Gran; Gracia, Darío Suárez; Georgescu, Emanuel A.; Ezpeleta, Joaquín; Álvarez, Pedro; Muñoz, Adolfo; Ramos, Luis M.; Ibáñez, Pablo

A learning experience toward the understanding of abstraction-level interactions in parallel applications Journal Article

In: J. Parallel Distributed Comput., vol. 156, pp. 38–52, 2021.

Links | BibTeX


Journal Articles

Pedro-Zapater, Alba; Rodríguez, Clemente; Segarra, Juan; Tejero, Rubén Gran; Viñals-Yúfera, Víctor

Ideal and Predictable Hit Ratio for Matrix Transposition in Data Caches Journal Article

In: Mathematics, vol. 8, no. 2, pp. 184, 2020.


Segarra, Juan; Cortadella, Jordi; Tejero, Rubén Gran; Viñals, Victor

Automatic Safe Data Reuse Detection for the WCET Analysis of Systems with Data Caches Journal Article

In: IEEE Access, 2020.


Pedro-Zapater, Alba; Segarra, Juan; Tejero, Rubén Gran; Viñals, Víctor; Rodríguez, Clemente

Reducing the WCET and analysis time of systems with simple lockable instruction caches Journal Article

In: Plos one, vol. 15, no. 3, pp. e0229980, 2020.


44 entries « 1 of 9 »