Skip to content
Menu
Home
Research lines
ON-CHIP NETWORKS AND MEMORY HIERARCHY
MEMORY HIERARCHIES FOR REAL-TIME SYSTEMS
TASK SCHEDULING AND LOAD BALANCING
DESIGN AND OPTIMIZATION OF PERFORMANCE AND ENERGY EFFICIENCY OF APPLICATIONS
Projects
Team
Publications
Repositories
FPGA for GBDT
POLYGAZ
MATRIX TRANSPOSITION
BVSFM
SPARSE ACCELERATOR
TERTIMUSS
News
Reseacher
Javier Resano
12 May 2023
26 April 2023
by
Grupo del I3A
Jesús Alastruey Benedé
24 January 2023
by
i3a
Alejandro Valero
24 January 2023
by
i3a
Juan Segarra
24 January 2023
by
i3a
José Luis Briz Velasco
24 January 2023
by
i3a
Agustín Navarro Torres
27 April 2023
24 January 2023
by
i3a
Víctor Viñals Yúfera
24 January 2023
by
i3a
Luis M. Ramos
24 January 2023
by
i3a
Pablo Ibañez
24 January 2023
by
i3a
Enrique F. Torres Moreno
24 January 2023
by
i3a
Darío Suarez Gracia
24 January 2023
by
i3a
María Villarroya Gaudó
23 January 2023
by
i3a
Rubén Gran Tejero
24 January 2023
23 January 2023
by
i3a