Skip to content
Menu
Home
Research lines
TIME-SENSITIVE NETWORKING (TSN)
ON-CHIP NETWORKS AND MEMORY HIERARCHY
MEMORY HIERARCHIES FOR REAL-TIME SYSTEMS
TASK SCHEDULING AND LOAD BALANCING
DESIGN AND OPTIMIZATION OF PERFORMANCE AND ENERGY EFFICIENCY OF APPLICATIONS
Projects
Team
Publications
Repositories
FPGA for GBDT
POLYGAZ
MATRIX TRANSPOSITION
BVSFM
SPARSE ACCELERATOR
TERTIMUSS
News
Collaborators
Carlos Mayo
30 April 2025
30 April 2025
by
Grupo del I3A
Alex Gracia
30 April 2025
29 April 2025
by
Grupo del I3A
Teresa Monreal Arnal
24 January 2023
24 January 2023
by
i3a
